Resume and JobRESUME AND JOB
Advanced Micro Devices (AMD), Inc logo

DFT Sr Engineer - MBSIT, ATPG - STA constraints timing

Advanced Micro Devices (AMD), Inc

Engineering Jobs

DFT Sr Engineer - MBSIT, ATPG - STA constraints timing

full-timePosted: Oct 17, 2025

Job Description

DFT Sr Engineer - MBSIT, ATPG - STA constraints timing

Location: Bangalore, India

Job ID: 72657 • Posted: 10/17/2025

Employment Type: FULL TIME


WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. SENIOR SILICON DESIGN ENGINEER / MTS   The Role: As a key member of the S3 SoC DFT Team, the successful candidate will play a significant role in ensuring the quality of next generation AMD SoCs through structural DFT, Automatic Test Pattern Generation (ATPG) and Memory Built-In Self-Test (MBIST) techniques.   Key Responsibilities: Develop full chip DFT Synthesis and DFT STA constraints. STA constraint development of DFT modes (ScanShift, Atspeed, MBIST) Set up DFT timing constraints, defining the overall SOC Test STA methodology. Working with the Design team to clean-up all the DFT related constraint issues Closely work with physical design team to generate and validate timing constraints Developing, improving and maintaining automation scripts as necessary   Preferred Experience: Experience in DFT architecture for complex chips Exposure to Static timing analysis & Timing closure is required. Proven experience in DFT constraints handling, Block and Top-level test mode Static timing analysis (STA). Experience in SOC timing closure in DFT modes and sign-off Experience with RTL quality check tools/methodologies such as Spyglass, CDC, Lint is required. Excellent hands-on debug skills and scripting skills are critical.   Qualification: B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering with 8 to 10 years of DFT Experience #LI-RR1 #L!-Hybrid Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Source: AMD Careers • Apply directly on official site.

Locations

  • #102-103, Export Promotion Industrial Park, Bangalore, Karnataka, India 560066

Salary

Estimated Salary Rangehigh confidence

2,500,000 - 4,000,000 INR / yearly

Source: xAI estimated

* This is an estimated range based on market data and may vary based on experience and qualifications.

Skills Required

  • Engineeringintermediate

Target Your Resume for "DFT Sr Engineer - MBSIT, ATPG - STA constraints timing" , Advanced Micro Devices (AMD), Inc

Get personalized recommendations to optimize your resume specifically for DFT Sr Engineer - MBSIT, ATPG - STA constraints timing. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "DFT Sr Engineer - MBSIT, ATPG - STA constraints timing" , Advanced Micro Devices (AMD), Inc

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

AMDSemiconductorEngineeringIndiaEngineeringEngineering

Answer 10 quick questions to check your fit for DFT Sr Engineer - MBSIT, ATPG - STA constraints timing @ Advanced Micro Devices (AMD), Inc.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.

Advanced Micro Devices (AMD), Inc logo

DFT Sr Engineer - MBSIT, ATPG - STA constraints timing

Advanced Micro Devices (AMD), Inc

Engineering Jobs

DFT Sr Engineer - MBSIT, ATPG - STA constraints timing

full-timePosted: Oct 17, 2025

Job Description

DFT Sr Engineer - MBSIT, ATPG - STA constraints timing

Location: Bangalore, India

Job ID: 72657 • Posted: 10/17/2025

Employment Type: FULL TIME


WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. SENIOR SILICON DESIGN ENGINEER / MTS   The Role: As a key member of the S3 SoC DFT Team, the successful candidate will play a significant role in ensuring the quality of next generation AMD SoCs through structural DFT, Automatic Test Pattern Generation (ATPG) and Memory Built-In Self-Test (MBIST) techniques.   Key Responsibilities: Develop full chip DFT Synthesis and DFT STA constraints. STA constraint development of DFT modes (ScanShift, Atspeed, MBIST) Set up DFT timing constraints, defining the overall SOC Test STA methodology. Working with the Design team to clean-up all the DFT related constraint issues Closely work with physical design team to generate and validate timing constraints Developing, improving and maintaining automation scripts as necessary   Preferred Experience: Experience in DFT architecture for complex chips Exposure to Static timing analysis & Timing closure is required. Proven experience in DFT constraints handling, Block and Top-level test mode Static timing analysis (STA). Experience in SOC timing closure in DFT modes and sign-off Experience with RTL quality check tools/methodologies such as Spyglass, CDC, Lint is required. Excellent hands-on debug skills and scripting skills are critical.   Qualification: B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering with 8 to 10 years of DFT Experience #LI-RR1 #L!-Hybrid Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Source: AMD Careers • Apply directly on official site.

Locations

  • #102-103, Export Promotion Industrial Park, Bangalore, Karnataka, India 560066

Salary

Estimated Salary Rangehigh confidence

2,500,000 - 4,000,000 INR / yearly

Source: xAI estimated

* This is an estimated range based on market data and may vary based on experience and qualifications.

Skills Required

  • Engineeringintermediate

Target Your Resume for "DFT Sr Engineer - MBSIT, ATPG - STA constraints timing" , Advanced Micro Devices (AMD), Inc

Get personalized recommendations to optimize your resume specifically for DFT Sr Engineer - MBSIT, ATPG - STA constraints timing. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "DFT Sr Engineer - MBSIT, ATPG - STA constraints timing" , Advanced Micro Devices (AMD), Inc

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

AMDSemiconductorEngineeringIndiaEngineeringEngineering

Answer 10 quick questions to check your fit for DFT Sr Engineer - MBSIT, ATPG - STA constraints timing @ Advanced Micro Devices (AMD), Inc.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.