As a Senior Design Verification Engineer, you will contribute to exploring innovative hardware designs to enhance our devices. You will define verification methodology and implement test plans for advanced functional blocks while collaborating with cross-functional teams to develop world-class hardware devices. You will participate in the bringup of such blocks on Simulation and Emulation platforms.You will work closely with multi-disciplinary groups including Architecture, RTL Design, PD, Validation, Software and Product Design to architect and implement verification environments for complex functional block that enable development of world-class hardware devices. In this role, you will: • Architect and implement verification environments for complex functional blocks • Create and enhance verification environments using SystemVerilog and UVM • Develop comprehensive test plans through collaboration with design engineers, SW and architects • Implement coverage measures for stimulus and corner-case scenarios• Participate in test plan and coverage reviews• Drive complex RTL and TB debugs• Drive UPF based low power verification• Contribute to verification activities across simulation and emulation platforms• Work on creating the automation scripts to support DV methodologies• Create infrastructure to performs system level performance analysis
Locations
India, KA, Bengaluru, Bengaluru, KA, India
Salary
Salary not disclosed
Estimated Salary Rangehigh confidence
120,000 - 200,000 USD / yearly
Source: ai estimated
* This is an estimated range based on market data and may vary based on experience and qualifications.
Skills Required
- Knowledge of hardware platformsintermediate
- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testingintermediate
- Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testingintermediate
- Experience with test plan development, building the necessary test bench infrastructure, developing tests and verifying the designintermediate
- Experience with industry standard tools and scripting languages (Python or Perl) for automationintermediate
- Experience in object-oriented design skillsintermediate
- 10+ years or more of practical semiconductor ASIC experience including owning end to end DV of major SOC blocksintermediate
- Experience with RTL development environmentsintermediate
Required Qualifications
- Bachelor's degree in Electrical Engineering or a related field (degree in electrical engineering or a related field)
- Knowledge of hardware platforms (experience)
- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing (experience)
- Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testing (experience)
- Experience with test plan development, building the necessary test bench infrastructure, developing tests and verifying the design (experience)
- Experience with industry standard tools and scripting languages (Python or Perl) for automation (experience)
- Experience in object-oriented design skills (experience)
- 10+ years or more of practical semiconductor ASIC experience including owning end to end DV of major SOC blocks (experience, 10 years)
- Experience with RTL development environments (experience)
Preferred Qualifications
- Master's degree or Ph.D. degree in Electrical Engineering or related field (degree in ph)
- Experience with ARM and various DSP ISAs (experience)
- Experience in system-level debugging (experience)
- Experience with transaction level modeling (experience)
- Knowledge of SoC architecture (experience)
- Experience communicating technical details verbally and in writing (experience)
- Strong programming skills in SV, UVM and C Knowledge of AMBA bus protocols (experience)
- Experience with formal verification methods Experience with Low power verification methods (experience)
- Experience with Baremetal processor environments (experience)
- Familiarity with industry standard I/O interfaces (experience)
- FPGA and emulation platform knowledge (experience)
Target Your Resume for "Senior Design Verification Engineer, HW Compute Group"
Get personalized recommendations to optimize your resume specifically for Senior Design Verification Engineer, HW Compute Group. Our AI analyzes job requirements and tailors your resume to maximize your chances.
Keyword optimization
Skills matching
Experience alignment
Check Your ATS Score for "Senior Design Verification Engineer, HW Compute Group"
Find out how well your resume matches this job's requirements. Our Applicant Tracking System (ATS) analyzer scores your resume based on keywords, skills, and format compatibility.