Resume and JobRESUME AND JOB
Apple logo

IP Pixel RTL Design Engineer

Apple

Engineering Jobs

IP Pixel RTL Design Engineer

full-timePosted: Sep 17, 2025

Job Description

Taking a picture with an iPhone is an amazing experience. Taking a part in developing the next generation is even more. The HDC pixel group is working on Apple ISP (Image Signal Processing) IP development. The group implements highly complex cutting-edge image processing technologies, putting emphasis on quality and security, while meeting aggressive area and power constraints. In this role you'll participate in the architecture of next generations of Apple ISP, handle RTL implementation of the micro-architecture, participate in clearly defining specification, testing and verification of the designs. You will work in collaboration with CAD & PD teams to implement RTL design into GDS, run various flows and provide guidelines to other designers and participate in establishing CAD and design methodologies for correct by construction designs. At Apple, we’re not all the same. And that’s our greatest strength. We draw on the differences in who we are, what we’ve experienced, and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. We will work with applicants to make any reasonable accommodations.

Locations

  • Israel, Israel

Salary

Estimated Salary Rangemedium confidence

25,000,000 - 50,000,000 INR / yearly

Source: ai estimated

* This is an estimated range based on market data and may vary based on experience and qualifications.

Skills Required

  • Image Signal Processing (ISP) developmentintermediate
  • RTL implementationintermediate
  • Architecture designintermediate
  • Specification definitionintermediate
  • Testing and verificationintermediate
  • CAD collaborationintermediate
  • Physical Design (PD) collaborationintermediate
  • GDS implementationintermediate
  • Design methodologies establishmentintermediate
  • RTL to GDS flowsintermediate
  • Correct by construction designsintermediate

Required Qualifications

  • 6+ years of Logic Design experience. (experience, 6 years)
  • Advanced knowledge of ASIC RTL design methodologies (experience)
  • Advanced knowledge of standard ASIC verification flows including simulation and testbench development. (experience)
  • Working knowledge of frontend tools (Synthesis, STA, etc’) (experience)
  • Excellent knowledge of System Verilog, Verilog. (experience)
  • Good knowledge of C / C++. (experience)
  • Experience with either Python/Perl/Tcl scripts. (experience)
  • Knowledge of industry standard interfaces and experience with multiple frontend simulators/debuggers. (experience)
  • A teammate with excellent interpersonal skills and the desire to pursue diverse challenges. (experience)

Preferred Qualifications

  • BS.c / MS.c EE or BS.c / MS.c CE. (experience)
  • Hands-on experience with signal processing design. (experience)
  • Knowledge of formal verification & methodologies. (experience)

Responsibilities

  • In this role you'll participate in the architecture of next generations of Apple ISP, handle RTL implementation of the micro-architecture, participate in clearly defining specification, testing and verification of the designs. You will work in collaboration with CAD & PD teams to implement RTL design into GDS, run various flows and provide guidelines to other designers and participate in establishing CAD and design methodologies for correct by construction designs.
  • At Apple, we’re not all the same. And that’s our greatest strength. We draw on the differences in who we are, what we’ve experienced, and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. We will work with applicants to make any reasonable accommodations.
  • As a logic design engineer, you will handle micro architecture & RTL implementation as well as front-end work and top-level aspects of the design, such as performance and more. You will work closely with DV teams to verify blocks and SoCs and with PD for design implementation.

Target Your Resume for "IP Pixel RTL Design Engineer" , Apple

Get personalized recommendations to optimize your resume specifically for IP Pixel RTL Design Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "IP Pixel RTL Design Engineer" , Apple

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

Hardware

Answer 10 quick questions to check your fit for IP Pixel RTL Design Engineer @ Apple.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.

Apple logo

IP Pixel RTL Design Engineer

Apple

Engineering Jobs

IP Pixel RTL Design Engineer

full-timePosted: Sep 17, 2025

Job Description

Taking a picture with an iPhone is an amazing experience. Taking a part in developing the next generation is even more. The HDC pixel group is working on Apple ISP (Image Signal Processing) IP development. The group implements highly complex cutting-edge image processing technologies, putting emphasis on quality and security, while meeting aggressive area and power constraints. In this role you'll participate in the architecture of next generations of Apple ISP, handle RTL implementation of the micro-architecture, participate in clearly defining specification, testing and verification of the designs. You will work in collaboration with CAD & PD teams to implement RTL design into GDS, run various flows and provide guidelines to other designers and participate in establishing CAD and design methodologies for correct by construction designs. At Apple, we’re not all the same. And that’s our greatest strength. We draw on the differences in who we are, what we’ve experienced, and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. We will work with applicants to make any reasonable accommodations.

Locations

  • Israel, Israel

Salary

Estimated Salary Rangemedium confidence

25,000,000 - 50,000,000 INR / yearly

Source: ai estimated

* This is an estimated range based on market data and may vary based on experience and qualifications.

Skills Required

  • Image Signal Processing (ISP) developmentintermediate
  • RTL implementationintermediate
  • Architecture designintermediate
  • Specification definitionintermediate
  • Testing and verificationintermediate
  • CAD collaborationintermediate
  • Physical Design (PD) collaborationintermediate
  • GDS implementationintermediate
  • Design methodologies establishmentintermediate
  • RTL to GDS flowsintermediate
  • Correct by construction designsintermediate

Required Qualifications

  • 6+ years of Logic Design experience. (experience, 6 years)
  • Advanced knowledge of ASIC RTL design methodologies (experience)
  • Advanced knowledge of standard ASIC verification flows including simulation and testbench development. (experience)
  • Working knowledge of frontend tools (Synthesis, STA, etc’) (experience)
  • Excellent knowledge of System Verilog, Verilog. (experience)
  • Good knowledge of C / C++. (experience)
  • Experience with either Python/Perl/Tcl scripts. (experience)
  • Knowledge of industry standard interfaces and experience with multiple frontend simulators/debuggers. (experience)
  • A teammate with excellent interpersonal skills and the desire to pursue diverse challenges. (experience)

Preferred Qualifications

  • BS.c / MS.c EE or BS.c / MS.c CE. (experience)
  • Hands-on experience with signal processing design. (experience)
  • Knowledge of formal verification & methodologies. (experience)

Responsibilities

  • In this role you'll participate in the architecture of next generations of Apple ISP, handle RTL implementation of the micro-architecture, participate in clearly defining specification, testing and verification of the designs. You will work in collaboration with CAD & PD teams to implement RTL design into GDS, run various flows and provide guidelines to other designers and participate in establishing CAD and design methodologies for correct by construction designs.
  • At Apple, we’re not all the same. And that’s our greatest strength. We draw on the differences in who we are, what we’ve experienced, and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. We will work with applicants to make any reasonable accommodations.
  • As a logic design engineer, you will handle micro architecture & RTL implementation as well as front-end work and top-level aspects of the design, such as performance and more. You will work closely with DV teams to verify blocks and SoCs and with PD for design implementation.

Target Your Resume for "IP Pixel RTL Design Engineer" , Apple

Get personalized recommendations to optimize your resume specifically for IP Pixel RTL Design Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "IP Pixel RTL Design Engineer" , Apple

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

Hardware

Answer 10 quick questions to check your fit for IP Pixel RTL Design Engineer @ Apple.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.