Memory Performance Architect, Platform Architecture
Apple
Memory Performance Architect, Platform Architecture
Job Description
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Are you ready to join our team and revolutionize System-on-Chip development? In this role, you will be a member of a System-on-Chip (SoC) architecture team, working with hardware and software engineering groups to shape the architecture of Apple's future devices. The role will focus on architecture definition, exploration and modeling of the memory subsystem and studying of the performance/power trade-offs of new DRAM technologies, as well as tuning the efficiency for different products, such as Watch, iPhone, Mac, or Vision Pro. We are looking for SoC architects with a passion to develop and document new and innovative ideas and model them in C++ to demonstrate their value and impact. You will have responsibilities for developing the SoC level solutions that drive the architecture of Apple’s future System-on-Chips. Your work will be highly visible and critical to delivering the best performance and power efficiency in Apple’s future products. You will be expected to collaborate with all the hardware and software teams that are part of Apple’s SoC development: • C++ performance modeling of proposed architectural solutions and features. • Writing architectural specification documents in collaboration with engineers across different disciplines. • Gathering, analyzing, and validating measured and simulated results to compare architectural design alternatives. • Working with the multi-functional teams to develop architectural solutions. • Improving Apple’s modeling platform by developing APIs, tools, and optimal standard examples that can be used throughout the company. • Carefully analyzing and presenting results to enable data specific architecture/design. • Measuring and analyzing existing SOC and workloads. • Some international travel is required for this position.
Locations
- Cupertino, California, United States 95014
Salary
Estimated Salary Rangemedium confidence
40,000,000 - 80,000,000 INR / yearly
Source: ai estimated
* This is an estimated range based on market data and may vary based on experience and qualifications.
Skills Required
- C++ performance modelingintermediate
- architectural specification writingintermediate
- data gathering and analysisintermediate
- data validationintermediate
- architectural design comparisonintermediate
- multi-functional team collaborationintermediate
- API developmentintermediate
- tool developmentintermediate
- performance analysisintermediate
- power efficiency tuningintermediate
- DRAM technology studyintermediate
- memory subsystem modelingintermediate
- SoC architecture definitionintermediate
- result presentationintermediate
- workload measurementintermediate
- international travelintermediate
Required Qualifications
- BS degree (degree)
- Knowledge of memory controller techniques for different memory technologies such as DDRx and LPDDRx (experience)
- C/C++ programming skills (experience)
- Understanding of one or more of the following: CPU, GPU, Camera/Video, or Machine Learning hardware accelerator memory access patterns and usage of system caches. (experience)
Preferred Qualifications
- MS or PhD in CS, EE, or related field (degree in phd in cs)
- 20+ years of relevant experience (experience, 20 years)
- Knowledge of QoS solutions for SoCs (experience)
- Ability to conduct performance architecture and microarchitecture modeling and studies (experience)
- Python skills (experience)
- Experience contributing to a SoC design project at the micro-architectural or RTL level (experience)
- Communication skills (experience)
- Expertise in cooperative code development using a revision control system such as GIT (experience)
Responsibilities
- You will have responsibilities for developing the SoC level solutions that drive the architecture of Apple’s future System-on-Chips. Your work will be highly visible and critical to delivering the best performance and power efficiency in Apple’s future products. You will be expected to collaborate with all the hardware and software teams that are part of Apple’s SoC development:
- • C++ performance modeling of proposed architectural solutions and features.
- • Writing architectural specification documents in collaboration with engineers across different disciplines.
- • Gathering, analyzing, and validating measured and simulated results to compare architectural design alternatives.
- • Working with the multi-functional teams to develop architectural solutions.
- • Improving Apple’s modeling platform by developing APIs, tools, and optimal standard examples that can be used throughout the company.
- • Carefully analyzing and presenting results to enable data specific architecture/design.
- • Measuring and analyzing existing SOC and workloads.
- • Some international travel is required for this position.
Tags & Categories
Answer 10 quick questions to check your fit for Memory Performance Architect, Platform Architecture @ Apple.
10 Questions
~2 Minutes
Instant Score
Related Books and Jobs
Memory Performance Architect, Platform Architecture
Apple
Memory Performance Architect, Platform Architecture
Job Description
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Are you ready to join our team and revolutionize System-on-Chip development? In this role, you will be a member of a System-on-Chip (SoC) architecture team, working with hardware and software engineering groups to shape the architecture of Apple's future devices. The role will focus on architecture definition, exploration and modeling of the memory subsystem and studying of the performance/power trade-offs of new DRAM technologies, as well as tuning the efficiency for different products, such as Watch, iPhone, Mac, or Vision Pro. We are looking for SoC architects with a passion to develop and document new and innovative ideas and model them in C++ to demonstrate their value and impact. You will have responsibilities for developing the SoC level solutions that drive the architecture of Apple’s future System-on-Chips. Your work will be highly visible and critical to delivering the best performance and power efficiency in Apple’s future products. You will be expected to collaborate with all the hardware and software teams that are part of Apple’s SoC development: • C++ performance modeling of proposed architectural solutions and features. • Writing architectural specification documents in collaboration with engineers across different disciplines. • Gathering, analyzing, and validating measured and simulated results to compare architectural design alternatives. • Working with the multi-functional teams to develop architectural solutions. • Improving Apple’s modeling platform by developing APIs, tools, and optimal standard examples that can be used throughout the company. • Carefully analyzing and presenting results to enable data specific architecture/design. • Measuring and analyzing existing SOC and workloads. • Some international travel is required for this position.
Locations
- Cupertino, California, United States 95014
Salary
Estimated Salary Rangemedium confidence
40,000,000 - 80,000,000 INR / yearly
Source: ai estimated
* This is an estimated range based on market data and may vary based on experience and qualifications.
Skills Required
- C++ performance modelingintermediate
- architectural specification writingintermediate
- data gathering and analysisintermediate
- data validationintermediate
- architectural design comparisonintermediate
- multi-functional team collaborationintermediate
- API developmentintermediate
- tool developmentintermediate
- performance analysisintermediate
- power efficiency tuningintermediate
- DRAM technology studyintermediate
- memory subsystem modelingintermediate
- SoC architecture definitionintermediate
- result presentationintermediate
- workload measurementintermediate
- international travelintermediate
Required Qualifications
- BS degree (degree)
- Knowledge of memory controller techniques for different memory technologies such as DDRx and LPDDRx (experience)
- C/C++ programming skills (experience)
- Understanding of one or more of the following: CPU, GPU, Camera/Video, or Machine Learning hardware accelerator memory access patterns and usage of system caches. (experience)
Preferred Qualifications
- MS or PhD in CS, EE, or related field (degree in phd in cs)
- 20+ years of relevant experience (experience, 20 years)
- Knowledge of QoS solutions for SoCs (experience)
- Ability to conduct performance architecture and microarchitecture modeling and studies (experience)
- Python skills (experience)
- Experience contributing to a SoC design project at the micro-architectural or RTL level (experience)
- Communication skills (experience)
- Expertise in cooperative code development using a revision control system such as GIT (experience)
Responsibilities
- You will have responsibilities for developing the SoC level solutions that drive the architecture of Apple’s future System-on-Chips. Your work will be highly visible and critical to delivering the best performance and power efficiency in Apple’s future products. You will be expected to collaborate with all the hardware and software teams that are part of Apple’s SoC development:
- • C++ performance modeling of proposed architectural solutions and features.
- • Writing architectural specification documents in collaboration with engineers across different disciplines.
- • Gathering, analyzing, and validating measured and simulated results to compare architectural design alternatives.
- • Working with the multi-functional teams to develop architectural solutions.
- • Improving Apple’s modeling platform by developing APIs, tools, and optimal standard examples that can be used throughout the company.
- • Carefully analyzing and presenting results to enable data specific architecture/design.
- • Measuring and analyzing existing SOC and workloads.
- • Some international travel is required for this position.
Tags & Categories
Answer 10 quick questions to check your fit for Memory Performance Architect, Platform Architecture @ Apple.
10 Questions
~2 Minutes
Instant Score
Related Books and Jobs