Job Description

Locations

• Irvine, California, United States 92602
• San Diego, California, United States 92128
• Sunnyvale, California, United States 94085

Salary

Skills Required

• RF/Analog architecture and designintermediate
• Systems/PHY/MAC architecture and designintermediate
• VLSI/RTL design and integrationintermediate
• Emulationintermediate
• Design Verificationintermediate
• Test and Validationintermediate
• FW/SW engineeringintermediate
• wireless SoC designintermediate
• radio transceivers design and validationintermediate

Required Qualifications

• BS and 10+ years of relevant industry experience. (experience, 10 years)
• Shown RF/analog and mixed-signal design experience in groundbreaking RF CMOS design. (experience)
• Strong understanding of analog design concepts such as analysis of noise, linearity, mismatch, stability, and other analog impairments. (experience)
• Experience in Cadence Virtuoso, Spectre RF, Matlab, EM simulation (EMX, HFSS), and similar tools. (experience)
• Direct experience in designing and bringing wireless transceivers into mass production in deep sub-micron RFCMOS technology. (experience)
• Experience should also include understanding DFT and DFM techniques for mass production environments. (experience)

Preferred Qualifications

• MSEE and PhD plus relevant industry experience. (experience)
• Solid Understanding of the impact of modulation type on radio architecture and requirements. (experience)
• Validated capability to work with digital design group for an optimum partition between digital and analog domains. (experience)
• Familiarity with the integration flows and challenges of wireless SoC's. (experience)
• Good understanding of desense and can work with board RF/HW/Antenna teams to optimize board/module layouts for desense mitigation. (experience)
• Familiarity with mixed-signal mode verification methodology (SystemVerilog, AMS, Nanotime). (experience)
• Extensive experience in Silicon characterization and debugging. (experience)
• Ability to drive strong production test/QA methodologies. (experience)

Responsibilities

• The wireless RFIC team architects, designs, and validates radio transceivers integrated into sophisticated wireless SoCs. Our wireless organization is responsible for all aspects of wireless silicon development that transform the user experience at the product level, all of which is driven by an outstanding vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation and FW/SW engineering! As an engineer within the Wireless Radio team, you will be at the center of a wireless SoC design group, chipping in to Apple’s innovative wireless connectivity solutions into hundreds of millions of products.
• As an RFIC Design Engineer, you will be responsible for providing RFIC solutions for wireless SoC and driving them to mass production for Apple’s Wireless Connectivity products. Responsibilities include:
• Led design of radio transceiver chains, including TX, RX, and PLL-LOGen for wireless connectivity products.
• Drive radio KPI (power, area, performance) to meet product requirements.
• Work with multi-functional teams including platform architecture, wireless design, RF HW and SW to define radio features enabling wireless innovation.
• Work closely with RF Systems in block level and high level specifications of the TX and RX line ups and PLL-LOGen, and accurate distribution of spec margins in the chain.
• Hands-on design contributions, starting from concept, architecture, and topology to transistor-level feasibility studies and KPI trade-off analysis to actual design, simulations, and extractions.
• Design of RF and Analog loopbacks for calibration and compensation.
• Work through Co-Existence scenarios and design to meet the CoEx requirements.
• Be responsible for the floorplan layout and verification of the design to ensure a successful tape-out.
• Close collaboration with RFIC test engineers in the bring up, debug and optimization of the wireless connectivity chip through the productization.
• Provide design versus silicon measurements correlation and compliance with specifications for volume production.

Tags & Categories