Resume and JobRESUME AND JOB
Cisco logo

ASIC DFT DV Technical Leader

Cisco

ASIC DFT DV Technical Leader

full-timePosted: Dec 12, 2025

Job Description

Job ID: 2003935

Who we are:

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.

Your Impact:

You will be in the Silicon One development organization as a senior DFT verification lead in San Jose, CA. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification. 

Key Essential Functions:

  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
  • Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship. 

Minimum Qualifications:

  • Bachelor's or Master’s Degree in Electrical or Computer Engineering required with at least 7 years of experience.  
  • Prior experience in test planning based on complex design specification.
  • Prior experience in testbench development using System Verilog.
  • Debugging experience using DVE/Verdi.
  • Scripting skills: Tcl, Python/Perl.

Preferred Qualifications:

  • UVM and advanced System Verilog knowledge.
  • Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $168,800.00 to $241,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$168,800.00 - $277,400.00

Non-Metro New York state & Washington state:

$148,800.00 - $248,200.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Locations

  • San Jose, United States of America

Salary

168,800 - 241,200 USD / yearly

Skills Required

  • Electrical or Computer Engineeringintermediate
  • test planningintermediate
  • testbench development using System Verilogintermediate
  • Debugging using DVE/Verdiintermediate
  • Scripting: Tcl, Python/Perlintermediate
  • UVMintermediate
  • advanced System Verilogintermediate
  • JTAG protocolintermediate
  • scan architectureintermediate
  • MBISTintermediate
  • boundary scanintermediate

Required Qualifications

  • Bachelor’s or Master’s Degree in Electrical or Computer Engineering required with at least 7 years of experience. (experience)
  • Prior experience in test planning based on complex design specification. (experience)
  • Prior experience in testbench development using System Verilog. (experience)
  • Debugging experience using DVE/Verdi. (experience)
  • Scripting skills: Tcl, Python/Perl. (experience)

Preferred Qualifications

  • UVM and advanced System Verilog knowledge. (experience)
  • Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan. (experience)

Responsibilities

  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
  • Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Benefits

  • general: medical, dental and vision insurance
  • general: a 401(k) plan with a Cisco matching contribution
  • general: paid parental leave
  • general: short and long-term disability coverage
  • general: basic life insurance
  • general: Cisco restricted stock units
  • general: paid time away: 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees, 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • general: Non-exempt employees receive 16 days of paid vacation time per full calendar year
  • general: Exempt employees participate in Cisco’s flexible vacation time off program
  • general: 80 hours of sick time off provided on hire date and each January 1st thereafter
  • general: Optional 10 paid days per full calendar year to volunteer
  • general: annual bonuses for non-sales roles

Target Your Resume for "ASIC DFT DV Technical Leader" , Cisco

Get personalized recommendations to optimize your resume specifically for ASIC DFT DV Technical Leader. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "ASIC DFT DV Technical Leader" , Cisco

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score
Quiz Challenge

Answer 10 quick questions to check your fit for ASIC DFT DV Technical Leader @ Cisco.

10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.

Cisco logo

ASIC DFT DV Technical Leader

Cisco

ASIC DFT DV Technical Leader

full-timePosted: Dec 12, 2025

Job Description

Job ID: 2003935

Who we are:

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.

Your Impact:

You will be in the Silicon One development organization as a senior DFT verification lead in San Jose, CA. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification. 

Key Essential Functions:

  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
  • Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship. 

Minimum Qualifications:

  • Bachelor's or Master’s Degree in Electrical or Computer Engineering required with at least 7 years of experience.  
  • Prior experience in test planning based on complex design specification.
  • Prior experience in testbench development using System Verilog.
  • Debugging experience using DVE/Verdi.
  • Scripting skills: Tcl, Python/Perl.

Preferred Qualifications:

  • UVM and advanced System Verilog knowledge.
  • Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $168,800.00 to $241,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$168,800.00 - $277,400.00

Non-Metro New York state & Washington state:

$148,800.00 - $248,200.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Locations

  • San Jose, United States of America

Salary

168,800 - 241,200 USD / yearly

Skills Required

  • Electrical or Computer Engineeringintermediate
  • test planningintermediate
  • testbench development using System Verilogintermediate
  • Debugging using DVE/Verdiintermediate
  • Scripting: Tcl, Python/Perlintermediate
  • UVMintermediate
  • advanced System Verilogintermediate
  • JTAG protocolintermediate
  • scan architectureintermediate
  • MBISTintermediate
  • boundary scanintermediate

Required Qualifications

  • Bachelor’s or Master’s Degree in Electrical or Computer Engineering required with at least 7 years of experience. (experience)
  • Prior experience in test planning based on complex design specification. (experience)
  • Prior experience in testbench development using System Verilog. (experience)
  • Debugging experience using DVE/Verdi. (experience)
  • Scripting skills: Tcl, Python/Perl. (experience)

Preferred Qualifications

  • UVM and advanced System Verilog knowledge. (experience)
  • Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan. (experience)

Responsibilities

  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
  • Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Benefits

  • general: medical, dental and vision insurance
  • general: a 401(k) plan with a Cisco matching contribution
  • general: paid parental leave
  • general: short and long-term disability coverage
  • general: basic life insurance
  • general: Cisco restricted stock units
  • general: paid time away: 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees, 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • general: Non-exempt employees receive 16 days of paid vacation time per full calendar year
  • general: Exempt employees participate in Cisco’s flexible vacation time off program
  • general: 80 hours of sick time off provided on hire date and each January 1st thereafter
  • general: Optional 10 paid days per full calendar year to volunteer
  • general: annual bonuses for non-sales roles

Target Your Resume for "ASIC DFT DV Technical Leader" , Cisco

Get personalized recommendations to optimize your resume specifically for ASIC DFT DV Technical Leader. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "ASIC DFT DV Technical Leader" , Cisco

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score
Quiz Challenge

Answer 10 quick questions to check your fit for ASIC DFT DV Technical Leader @ Cisco.

10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.