Resume and JobRESUME AND JOB
Cisco logo

Hardware Engineer- FPGA Design Verification

Cisco

Hardware Engineer- FPGA Design Verification

full-timePosted: Jan 6, 2026

Job Description

Job ID: 2005232

Meet the Team
We are part of the Common Hardware Group, with our team specializing in FPGA development. Our work spans both sophisticated data-path and challenging control-path FPGAs. The design process includes crafting the FPGA functional specification document, RTL coding, image generation and validation. We leverage industry-standard tools for FPGA design, incorporating various quality metrics to ensure a robust process. Our ultimate goal is to deliver bug-free RTL for first-pass success on the board. Additionally, we collaborate closely with our remote teams based in US and Italy.

Your Impact:

  • Test & coverage plan creation/review.

  • DV Architecture creation/review.

  • Test bench design and implementation.

  • Constrained random test cases development.

  • Coverage specification & analysis.

  • Reference model design and implementation.

  • Automation of the regression test suite

  • Collaboration with architects, designers, and software engineers  ( in remote team setup).

  • Contribution to the new methodology adoption in the team.

  • Lab debug simulation support

Minimum Qualifications : 

  • Bachelor's Degree / Master's Degree in Electrical or Computer Engineering with 4 to 7 years of hands-on experience in functional verification.

  • Proficiency in Verilog & System Verilog.

  • Solid verification skills : planning, problem solving, debug, adversarial testing and constraint random testing.

  • Project based work experience with UVM & VMM methodologies.

  • Candidate must have experience with architecting the test-plan & test bench.

  • Hands on experience with OTN, Ethernet based protocols, PCIe, AXI,I2C,SPI,MDIO & memory controllers etc. will be an added advantage. 

  • Familiarity with VCS simulation flow, Verdi, knowledge of coverage & assertions is desirable.

Preferred Qualifications:
 

  • Hands on experience with Ethernet based protocols, PCIe, AXI, memory controllers, OTN etc. will be an added advantage.

  • Familiarity with VCS simulation flow, knowledge of coverage & assertions is desirable.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fuelled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Locations

  • Bangalore, India

Salary

2,512,800 - 3,604,100 INR / yearly

Skills Required

  • Verilogintermediate
  • System Verilogintermediate
  • UVMintermediate
  • VMMintermediate
  • verification skills : planning, problem solving, debug, adversarial testing and constraint random testingintermediate
  • OTNintermediate
  • Ethernet based protocolsintermediate
  • PCIeintermediate
  • AXIintermediate
  • I2Cintermediate
  • SPIintermediate
  • MDIOintermediate
  • memory controllersintermediate
  • VCS simulation flowintermediate
  • Verdiintermediate
  • coverageintermediate
  • assertionsintermediate

Required Qualifications

  • Bachelor's Degree / Master's Degree in Electrical or Computer Engineering with 4 to 7 years of hands-on experience in functional verification. (experience)
  • Proficiency in Verilog & System Verilog. (experience)
  • Solid verification skills : planning, problem solving, debug, adversarial testing and constraint random testing. (experience)
  • Project based work experience with UVM & VMM methodologies. (experience)
  • Candidate must have experience with architecting the test-plan & test bench. (experience)

Preferred Qualifications

  • Hands on experience with Ethernet based protocols, PCIe, AXI, memory controllers, OTN etc. will be an added advantage. (experience)
  • Familiarity with VCS simulation flow, knowledge of coverage & assertions is desirable. (experience)

Responsibilities

  • Test & coverage plan creation/review.
  • DV Architecture creation/review.
  • Test bench design and implementation.
  • Constrained random test cases development.
  • Coverage specification & analysis.
  • Reference model design and implementation.
  • Automation of the regression test suite
  • Collaboration with architects, designers, and software engineers ( in remote team setup).
  • Contribution to the new methodology adoption in the team.
  • Lab debug simulation support

Benefits

  • general: worldwide network of doers and experts
  • general: opportunities to grow and build are limitless
  • general: work as a team, collaborating with empathy to make really big things happen on a global scale

Target Your Resume for "Hardware Engineer- FPGA Design Verification" , Cisco

Get personalized recommendations to optimize your resume specifically for Hardware Engineer- FPGA Design Verification. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Hardware Engineer- FPGA Design Verification" , Cisco

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score
Quiz Challenge

Answer 10 quick questions to check your fit for Hardware Engineer- FPGA Design Verification @ Cisco.

10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.

Cisco logo

Hardware Engineer- FPGA Design Verification

Cisco

Hardware Engineer- FPGA Design Verification

full-timePosted: Jan 6, 2026

Job Description

Job ID: 2005232

Meet the Team
We are part of the Common Hardware Group, with our team specializing in FPGA development. Our work spans both sophisticated data-path and challenging control-path FPGAs. The design process includes crafting the FPGA functional specification document, RTL coding, image generation and validation. We leverage industry-standard tools for FPGA design, incorporating various quality metrics to ensure a robust process. Our ultimate goal is to deliver bug-free RTL for first-pass success on the board. Additionally, we collaborate closely with our remote teams based in US and Italy.

Your Impact:

  • Test & coverage plan creation/review.

  • DV Architecture creation/review.

  • Test bench design and implementation.

  • Constrained random test cases development.

  • Coverage specification & analysis.

  • Reference model design and implementation.

  • Automation of the regression test suite

  • Collaboration with architects, designers, and software engineers  ( in remote team setup).

  • Contribution to the new methodology adoption in the team.

  • Lab debug simulation support

Minimum Qualifications : 

  • Bachelor's Degree / Master's Degree in Electrical or Computer Engineering with 4 to 7 years of hands-on experience in functional verification.

  • Proficiency in Verilog & System Verilog.

  • Solid verification skills : planning, problem solving, debug, adversarial testing and constraint random testing.

  • Project based work experience with UVM & VMM methodologies.

  • Candidate must have experience with architecting the test-plan & test bench.

  • Hands on experience with OTN, Ethernet based protocols, PCIe, AXI,I2C,SPI,MDIO & memory controllers etc. will be an added advantage. 

  • Familiarity with VCS simulation flow, Verdi, knowledge of coverage & assertions is desirable.

Preferred Qualifications:
 

  • Hands on experience with Ethernet based protocols, PCIe, AXI, memory controllers, OTN etc. will be an added advantage.

  • Familiarity with VCS simulation flow, knowledge of coverage & assertions is desirable.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fuelled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Locations

  • Bangalore, India

Salary

2,512,800 - 3,604,100 INR / yearly

Skills Required

  • Verilogintermediate
  • System Verilogintermediate
  • UVMintermediate
  • VMMintermediate
  • verification skills : planning, problem solving, debug, adversarial testing and constraint random testingintermediate
  • OTNintermediate
  • Ethernet based protocolsintermediate
  • PCIeintermediate
  • AXIintermediate
  • I2Cintermediate
  • SPIintermediate
  • MDIOintermediate
  • memory controllersintermediate
  • VCS simulation flowintermediate
  • Verdiintermediate
  • coverageintermediate
  • assertionsintermediate

Required Qualifications

  • Bachelor's Degree / Master's Degree in Electrical or Computer Engineering with 4 to 7 years of hands-on experience in functional verification. (experience)
  • Proficiency in Verilog & System Verilog. (experience)
  • Solid verification skills : planning, problem solving, debug, adversarial testing and constraint random testing. (experience)
  • Project based work experience with UVM & VMM methodologies. (experience)
  • Candidate must have experience with architecting the test-plan & test bench. (experience)

Preferred Qualifications

  • Hands on experience with Ethernet based protocols, PCIe, AXI, memory controllers, OTN etc. will be an added advantage. (experience)
  • Familiarity with VCS simulation flow, knowledge of coverage & assertions is desirable. (experience)

Responsibilities

  • Test & coverage plan creation/review.
  • DV Architecture creation/review.
  • Test bench design and implementation.
  • Constrained random test cases development.
  • Coverage specification & analysis.
  • Reference model design and implementation.
  • Automation of the regression test suite
  • Collaboration with architects, designers, and software engineers ( in remote team setup).
  • Contribution to the new methodology adoption in the team.
  • Lab debug simulation support

Benefits

  • general: worldwide network of doers and experts
  • general: opportunities to grow and build are limitless
  • general: work as a team, collaborating with empathy to make really big things happen on a global scale

Target Your Resume for "Hardware Engineer- FPGA Design Verification" , Cisco

Get personalized recommendations to optimize your resume specifically for Hardware Engineer- FPGA Design Verification. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Hardware Engineer- FPGA Design Verification" , Cisco

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score
Quiz Challenge

Answer 10 quick questions to check your fit for Hardware Engineer- FPGA Design Verification @ Cisco.

10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.