RESUME AND JOB
Northrop Grumman
Experience with SystemVerilog Assertions (SVA) and Universal Verification Methodology (UVM) is required. Experience with object-oriented programming languages and concepts is also required. Bachelor's degree in a technical area (BSEE or other Engineering discipline preferred) with 5 years of relevant experience (3 years with technical MS; 0 years with PhD) - Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog) Experience with scripting languages (Bash, Perl, Python, Tcl) Familiarity with Linux OS Familiarity with a coverage driven verification methodology from planning through closure Must be a US Citizen and must have or be able to obtain and maintain a Top Secret/SCI security clearance with Polygraph. Bachelor's degree in a technical area (BSEE or other Engineering discipline preferred) with 8 years of relevant experience (6 years with technical MS; 3 years with PhD) - Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog) Experience with FPGA or ASIC Knowledge of Universal Verification Methodology (UVM) Experience with scripting languages (Bash, Perl, Python, Tcl) Familiarity with Linux OS Familiarity with a coverage driven verification methodology from planning through closure Knowledge of industry standard interfaces Experience with object-oriented programming languages and concepts Must be a US Citizen and must have or be able to obtain and maintain a Top Secret/SCI security clearance with Polygraph. Advanced Degree either MS or PhD Active Top Secret/SCI security clearance with Polygraph. Experience with Mentor Graphics and/or Cadence Verification tools - FPGA/ASIC Design experience At Northrop Grumman, we are committed to maintaining the highest of ethical standards, embracing diversity and inclusion, protecting the environment, and striving to be an ideal corporate citizen in the community and in the NGMCENG Primary Level Salary Range: $109,900.00 - $164,900.00 Secondary Level Salary Range: $136,300.00 - $204,500.00 The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions. Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business. The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates. Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.
125,000 - 185,000 USD / yearly
Source: rule based estimated
* This is an estimated range based on market data and may vary based on experience and qualifications.
Get personalized recommendations to optimize your resume specifically for Principal / Senior Principal FPGA/ASIC Verification Engineer. Takes only 15 seconds!
Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

No related jobs found at the moment.
© 2026 Pro Partners. All rights reserved.

Northrop Grumman
Experience with SystemVerilog Assertions (SVA) and Universal Verification Methodology (UVM) is required. Experience with object-oriented programming languages and concepts is also required. Bachelor's degree in a technical area (BSEE or other Engineering discipline preferred) with 5 years of relevant experience (3 years with technical MS; 0 years with PhD) - Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog) Experience with scripting languages (Bash, Perl, Python, Tcl) Familiarity with Linux OS Familiarity with a coverage driven verification methodology from planning through closure Must be a US Citizen and must have or be able to obtain and maintain a Top Secret/SCI security clearance with Polygraph. Bachelor's degree in a technical area (BSEE or other Engineering discipline preferred) with 8 years of relevant experience (6 years with technical MS; 3 years with PhD) - Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog) Experience with FPGA or ASIC Knowledge of Universal Verification Methodology (UVM) Experience with scripting languages (Bash, Perl, Python, Tcl) Familiarity with Linux OS Familiarity with a coverage driven verification methodology from planning through closure Knowledge of industry standard interfaces Experience with object-oriented programming languages and concepts Must be a US Citizen and must have or be able to obtain and maintain a Top Secret/SCI security clearance with Polygraph. Advanced Degree either MS or PhD Active Top Secret/SCI security clearance with Polygraph. Experience with Mentor Graphics and/or Cadence Verification tools - FPGA/ASIC Design experience At Northrop Grumman, we are committed to maintaining the highest of ethical standards, embracing diversity and inclusion, protecting the environment, and striving to be an ideal corporate citizen in the community and in the NGMCENG Primary Level Salary Range: $109,900.00 - $164,900.00 Secondary Level Salary Range: $136,300.00 - $204,500.00 The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions. Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business. The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates. Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.
125,000 - 185,000 USD / yearly
Source: rule based estimated
* This is an estimated range based on market data and may vary based on experience and qualifications.
Get personalized recommendations to optimize your resume specifically for Principal / Senior Principal FPGA/ASIC Verification Engineer. Takes only 15 seconds!
Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

No related jobs found at the moment.
© 2026 Pro Partners. All rights reserved.