Resume and JobRESUME AND JOB
NVIDIA logo

ASIC Top Floorplan Design Engineer

NVIDIA

ASIC Top Floorplan Design Engineer

NVIDIA logo

NVIDIA

full-time

Posted: November 3, 2025

Start Date: November 3, 2025

Number of Vacancies: 1

Job Description

We are now looking for an ASIC Top Floorplan Design Engineer. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU and SoC, allowing you to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. We are an AI-first team that strongly believes AI will transform the way we work and develop new chips.What you will be doing:Working with architects, design leads, physical design leads and package leads, you will develop, craft and optimize floorplans during early chip development.Drive the area review process and collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunities.Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical implementation decisions.Build tools and improve existing infrastructure using AI extensively to optimize chip area and speed of execution.What we need to see:Master’s degree in electrical engineering, Computer Science, or Computer Engineering or equivalent work/learning experience.1+ year related experience in Verilog, System Verilog or similar HVL.Experience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, packaging, P&R and timing closure.Strong communication and interpersonal skills and ability & desire to work as a great teammate should be displayed in your interview.Python, Perl and C/C++ programming language experience.Experience using AI coding assistants like Cursor or Github copilot or WindchillWays to stand out from the crowd:Experience in driving development of large-scale ASIC floorplan is a huge plus.Experience building large projects from the ground up using AI tools.Good command of spoken EnglishNVIDIA is widely considered to be one of the technology world’s most desirable employers. Our products are leading the way with groundbreaking developments in Artificial Intelligence, Autonomous Driving, High-Performance Computing and Visualization. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you.

Locations

  • Shanghai, China

Salary

Salary not disclosed

Estimated Salary Rangemedium confidence

30,000,000 - 60,000,000 INR / yearly

Source: ai estimated

* This is an estimated range based on market data and may vary based on experience and qualifications.

Skills Required

  • ASIC Floorplan Designintermediate
  • SoC Designintermediate
  • GPU Designintermediate
  • Verilogintermediate
  • SystemVerilogintermediate
  • HVLintermediate
  • CADintermediate
  • Physical Design Methodologiesintermediate
  • Chip Floorplanintermediate
  • Power Distributionintermediate
  • Clock Distributionintermediate
  • Packagingintermediate
  • P&Rintermediate
  • Timing Closureintermediate
  • Pythonintermediate
  • Perlintermediate
  • C/C++intermediate
  • AIintermediate
  • AI Coding Assistantsintermediate
  • Tool Developmentintermediate
  • Infrastructure Improvementintermediate
  • Area Optimizationintermediate
  • Timing Analysisintermediate
  • Routing Congestion Resolutionintermediate
  • Communication Skillsintermediate
  • Interpersonal Skillsintermediate
  • Teamworkintermediate

Target Your Resume for "ASIC Top Floorplan Design Engineer" , NVIDIA

Get personalized recommendations to optimize your resume specifically for ASIC Top Floorplan Design Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "ASIC Top Floorplan Design Engineer" , NVIDIA

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

China

Related Jobs You May Like

No related jobs found at the moment.

NVIDIA logo

ASIC Top Floorplan Design Engineer

NVIDIA

ASIC Top Floorplan Design Engineer

NVIDIA logo

NVIDIA

full-time

Posted: November 3, 2025

Start Date: November 3, 2025

Number of Vacancies: 1

Job Description

We are now looking for an ASIC Top Floorplan Design Engineer. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU and SoC, allowing you to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. We are an AI-first team that strongly believes AI will transform the way we work and develop new chips.What you will be doing:Working with architects, design leads, physical design leads and package leads, you will develop, craft and optimize floorplans during early chip development.Drive the area review process and collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunities.Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical implementation decisions.Build tools and improve existing infrastructure using AI extensively to optimize chip area and speed of execution.What we need to see:Master’s degree in electrical engineering, Computer Science, or Computer Engineering or equivalent work/learning experience.1+ year related experience in Verilog, System Verilog or similar HVL.Experience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, packaging, P&R and timing closure.Strong communication and interpersonal skills and ability & desire to work as a great teammate should be displayed in your interview.Python, Perl and C/C++ programming language experience.Experience using AI coding assistants like Cursor or Github copilot or WindchillWays to stand out from the crowd:Experience in driving development of large-scale ASIC floorplan is a huge plus.Experience building large projects from the ground up using AI tools.Good command of spoken EnglishNVIDIA is widely considered to be one of the technology world’s most desirable employers. Our products are leading the way with groundbreaking developments in Artificial Intelligence, Autonomous Driving, High-Performance Computing and Visualization. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you.

Locations

  • Shanghai, China

Salary

Salary not disclosed

Estimated Salary Rangemedium confidence

30,000,000 - 60,000,000 INR / yearly

Source: ai estimated

* This is an estimated range based on market data and may vary based on experience and qualifications.

Skills Required

  • ASIC Floorplan Designintermediate
  • SoC Designintermediate
  • GPU Designintermediate
  • Verilogintermediate
  • SystemVerilogintermediate
  • HVLintermediate
  • CADintermediate
  • Physical Design Methodologiesintermediate
  • Chip Floorplanintermediate
  • Power Distributionintermediate
  • Clock Distributionintermediate
  • Packagingintermediate
  • P&Rintermediate
  • Timing Closureintermediate
  • Pythonintermediate
  • Perlintermediate
  • C/C++intermediate
  • AIintermediate
  • AI Coding Assistantsintermediate
  • Tool Developmentintermediate
  • Infrastructure Improvementintermediate
  • Area Optimizationintermediate
  • Timing Analysisintermediate
  • Routing Congestion Resolutionintermediate
  • Communication Skillsintermediate
  • Interpersonal Skillsintermediate
  • Teamworkintermediate

Target Your Resume for "ASIC Top Floorplan Design Engineer" , NVIDIA

Get personalized recommendations to optimize your resume specifically for ASIC Top Floorplan Design Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "ASIC Top Floorplan Design Engineer" , NVIDIA

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

China

Related Jobs You May Like

No related jobs found at the moment.